EE 505

Lecture 17

Current Steering DACs Dynamic Current Source Matching Charge Redistribution DACs

Review from Last Lecture

Monte Carlo Simulation Time can Become Large



Histogram of INL from 1000 runs

Histogram of INL from 100,000 runs

Can require a large number of runs for useful information

This should provide insight into length of Monte Carlo simulations needed to get useful results

Review from Last Lecture

R-2R Resistor Arrays



- Depicting relative resistor values (not how unary cells used)
- Conceptually, area goes up linearly with number of bit slices
- Can be used in many different ways

Review from Last Lecture Sub-radix Array

Want Currents to Scale by $1/\theta$ (instead of $\frac{1}{2}$) from each slice to the next



Typically $2.1 < \theta < 2.5$

Termination resistor must be selected so that same attenuation is maintained Often only the first n_1 MSB "slices" will be sub-radix

Effective number of bits when using sub-radix array will be less than k

Can be calibrated to obtain very low DNL (and maybe INL) with small area

Review from Last Lecture

Output of an optimally terminated subradix DAC of 5 bits with θ =2.5 and z=1.15831

See file SubRadix DAC.xslx



 θ selected so probability of large positive gap is very small

Review from Last Lecture

Area Allocation for R and 2R Resistors



Assume area in each slice if fixed

Area Allocation for R and 2R Resistors





Yield is affected by both mean and standard deviation of the non-Gaussian pdf

Standard deviation of parallel layout is somewhat more (but uses less cells for n small)

Area allocation between slices also affects yield

Review from Last Lecture

Challenges with all R-based DACs



- Switch Impedance
- Contact Resistance
- Variability

Resistor Contact Resistance Switch Impedance

Parasitic Capacitances



Eliminates series switch resistance when switching resistors

Series resistance in current source does not affect current

Must match both resistors and current sources

Current flow will pull capacitance on switch nodes to low before current sources leave saturation

Current flow will change power dissipation based upon digital code

Current Steering DAC





- Switch impedance of little concern
- Bottom-plate switching
- Low DNL
- Decoder impractical for large n

Unary Slice Cell

Current Steering Binary DAC



- eliminates decoder
- DNL not good for large n
- area ratio from MSB source to LSB source too large for large n (can make I only so small)

Current Steering Binary DAC



- reduces total current spread of bit cells
- reduces total number of bit cells (since cells are bundled)
- can repeat mirror current attenuator
- can change number of bits in each current attenuator stage
- Scale currents down in LSB portion rather than scale current up in MSB portion

How is performance affected by reducing the number of unary cells? Is too much area allocated to the LSB cells?

Current Steering Binary DAC



- LSB performance not critical
- Limit number of binary attenuators to avoid accumulating too much error

Sub-Radix Current Steering DAC



Typically 1.9<0<1.99 (Depending on ratio-matching accuracy of current sources)

Takes smaller steps so takes more steps to cover range

Segmented Structure Widely Used



- Binary code LSBs to reduce Decoder Complexity
- Thermometer Code MSB to manage DNL
- Partitioning between Thermometer and Binary Coding is critical

What Cells Are Used for Current Steering DAC



• What characteristics are important in a given process ?

R _{OUT} ?	Speed?
Matching?	Power?
Area (cost) ?	Linearity ?

What cells are used ?



No! Matching is important but linearity is not

Current Source Bit Cells:



Parasitic capacitance will charge to $V_{\boldsymbol{X}\boldsymbol{X}}$ before current source saturates

Power dissipation is code dependent





- · Current steering instead of current switching
- Power dissipation in current sources remains constant
- Smaller gate voltages can be used to steer current
- Dump current can provide differential DAC output





Signal swings only need to be large enough to steer current

Current Steering DAC Comparison

Current-source bit vs Resistor-Based Bit Cell



Do current-source bit cells also introduce code-dependent β in the feedback amplifier and thus code-dependent op amp settling?

No! $\beta=1$ for all codes with current-source bit cell.

Current Steering DAC with Supply Independent Biasing



If transistors on top row are all matched, $I_X = V_{REF}/R$

Thermometer coded structure (requires binary to thermometer decoder)

$$I_{A} = \left(\frac{V_{REF}}{R}\right)_{i=0}^{N-1} d_{i}$$

Provides Differential Output Currents

Current Steering DAC with Supply Independent Biasing



If transistors on top row are all matched, $I_X = V_{REF}/R$

$$V_{A} = \left(-V_{REF} \frac{R_{A}}{R}\right) \sum_{i=0}^{N-1} d_{i}$$

Provides Differential Output Voltages

Current Current Steering DAC with Supply Independent Biasing



$$I_{A} = \left(\frac{\mathbf{v}_{REF}}{R}\right)_{i=0}^{n-1} \frac{\mathbf{u}_{i}}{2^{n-i}}$$

Provides Differential Output Currents

Will usually use parallel connections of unary transistor cells to increase effective W

Does this serve as an MDAC?



- Many current steering DACs have an output current instead of an output voltage
- Output voltage is often established by steering current to a fixed external resistor (50 Ω or 100 Ω)
- Most basic current steering architectures with a <u>high output impedance</u> can be used by simply removing the op amp
- Whereas output impedance of current sources was not of major concern when driving a null-port, it can be of major concern for current output
- Speed may improve and power dissipation may decrease in internal circuitry if output is current

Current Steering DAC with current output, buffered output, resistor load







Matching is Critical in all DACs Considered



Obtaining adequate matching remains one of the major challenges facing the designer!

Choice of most practical bit cell may be strongly dependent upon matching characteristics in a specific process (relative value of Pelgrom parameters)

Dynamic Current Source Matching



- Correct charge is stored on C to make all currents equal to I_{REF}
- Does not require matching of transistors or capacitors
- Requires refreshing to keep charge on C
- Form of self-calibration
- Calibrates current sources one at a time
- Current source unavailable for use while calibrating
- Can be directly used in DACs (thermometer or binary coded)
- Still use steering rather than switching in DAC

Often termed "Current Copier" or "Current Replication" circuit

Dynamic Current Source Matching



Extra current source can be added to facilitate background calibration

Charge Redistribution Principle





Charge on capacitors is preserved if there is no loss element on any of the capacitors

$$\sum_{i=1}^{k} C_i V_i - V_X \sum_{i=1}^{k} C_i = Q_X$$

Thus for any time-dependent voltages $V_1, \dots V_k$

$$V_{X} = \frac{\sum_{i=1}^{k} C_{i} V_{i} - Q_{X}}{\sum_{i=1}^{k} C_{i}}$$

Charge Redistribution Principle V_2 V_1 V_1 V_X C_1 V_X C_3 C_k V_n $V_x = \frac{\sum_{i=1}^{k} C_i V_i - Q_X}{\sum_{i=1}^{k} C_i}$

All capacitors will have some gradual leakage thus causing Q_T to change

How long will charge on a simple M-SiO₂-M capacitor be retained in a standard semiconductor process?



DAC Architectures



DAC Architectures



Consider basic charge redistribution circuit



Clocks are complimentary non-overlapping

Basic charge redistribution circuit



During phase φ_1

 $Q_{\phi 1} = CV_{IN}$ $Q_{CF} = 0$

During phase φ_2



Serves as a noninverting amplifier Gain can be very accurate Output valid only during Φ_2





During phase ϕ_1

$$Q_{\phi 1} = CV_{IN}$$

 $O_{CE} = 0$

During phase ϕ_2



Serves as a noninverting amplifier Gain can be very accurate Output valid only during Φ_2





During phase ϕ_1

$$\mathbf{Q}_{\phi 1} = \mathbf{0}$$

$$Q_{\rm CF} = 0$$

During phase ϕ_2

 $Q_{\phi 2} = CV_{IN}$ $Q_{CF} = C_F V_{OUT}$ $Q_{CF} = -Q_{\phi 2}$ $\frac{V_{OUT}}{V_{IN}} = -\frac{C}{C_F}$

Serves as a inverting amplifier Gain can be very accurate Output valid only during Φ_2







Stay Safe and Stay Healthy !

End of Lecture 17